色偷偷偷久久伊人大杳蕉,色爽交视频免费观看,欧美扒开腿做爽爽爽a片,欧美孕交alscan巨交xxx,日日碰狠狠躁久久躁蜜桃

x
x

Digital Design Engineer

發(fā)布時(shí)間:2017-9-1 16:10    發(fā)布者:KT咨詢
關(guān)鍵詞: Digital
NO.54-【獵頭職位:上海需要一位  Digital Design Engineer 】聯(lián)系人:Grace-Tai,郵箱:hr@kthr.com,微信也可查詢職位了!打開手機(jī)微信,搜號(hào)碼“KTHR_COM”或查找微信公眾帳號(hào)“KT人才”或掃描以上二維碼即可添加,歡迎大家關(guān)注!
Key responsibilities/duties:
1. Take ownership of logic design, documentation and SoC integration;
2.  Interact with external IP teams/vendors to resolve all technical implementation and integration issues;
3. Work closely with other Design/DV/Validation/SW teams for bug/issue debug, support and chip bring-up;
4.Work closely with STA team and PD to for timing closure.
Key skills & knowledge:
1.Familiar with ASIC development, especially logic design,  RTL coding, verification, synthesis, timing closure and physical design flow;
2. One or more advantages of the followings are highly desirable: Strong background in digital communication, CPU and networking protocols; hands-on experience in WLAN/Wireless SoC design and good understanding of IEEE802.11 standard; Familiarity in advanced low-power SoC design techniques; Experiences with ARM/DSP, AHB/AXI bus, NoC and peripheral (PCIe/USB) development;
3. Excellent teamwork, interpersonal and communication skills;
4. Fluent in Chinese and English both verbal and written;
5. Scripting/programming skill in C/C++, Tcl, Perl/Csh desired;
6.Ability to work in stressful situations with tight schedules to meet;
7. MS or above in EE.
福利:極具競爭力的薪資,五險(xiǎn)一金,優(yōu)裕的年假制度,世界頂尖團(tuán)隊(duì)合作機(jī)會(huì)

本文地址:http://www.54549.cn/thread-516485-1-1.html     【打印本頁】

本站部分文章為轉(zhuǎn)載或網(wǎng)友發(fā)布,目的在于傳遞和分享信息,并不代表本網(wǎng)贊同其觀點(diǎn)和對(duì)其真實(shí)性負(fù)責(zé);文章版權(quán)歸原作者及原出處所有,如涉及作品內(nèi)容、版權(quán)和其它問題,我們將根據(jù)著作權(quán)人的要求,第一時(shí)間更正或刪除。
您需要登錄后才可以發(fā)表評(píng)論 登錄 | 立即注冊

關(guān)于我們  -  服務(wù)條款  -  使用指南  -  站點(diǎn)地圖  -  友情鏈接  -  聯(lián)系我們
電子工程網(wǎng) © 版權(quán)所有   京ICP備16069177號(hào) | 京公網(wǎng)安備11010502021702
快速回復(fù) 返回頂部 返回列表