色偷偷偷久久伊人大杳蕉,色爽交视频免费观看,欧美扒开腿做爽爽爽a片,欧美孕交alscan巨交xxx,日日碰狠狠躁久久躁蜜桃

x
x

Avnet Xilinx Spartan-3A DSP DaVinci數(shù)字視頻開發(fā)方案

發(fā)布時(shí)間:2012-1-13 12:08    發(fā)布者:1770309616
Avnet公司的DaVinci數(shù)字視頻開發(fā)平臺采用Xilinx公司的3SD1800A-FG676 FPGA和TI公司的TMS320DM6437 “DaVinci” DSP,不僅能評估Spartan-3A DSP和DaVinci DSP的主要特性,而且能實(shí)現(xiàn)各種應(yīng)用如飛機(jī)娛樂系統(tǒng), 人機(jī)視頻系統(tǒng), 機(jī)器人,可視電話以及汽車視頻系統(tǒng), 可視對講和智能識別.本文介紹了Xilinx公司的3SD1800A-FG676 FPGA主要特性和TI 公司的TMS320DM6437 “DaVinci” DSP主要特性,以及開發(fā)平臺的方框圖,電路圖。

The Spartan-3A DSP DaVinci Development Kit provides a platform for engineers designing with the Xilinx Spartan-3A DSP FPGA and Texas Instruments TMS320DM6437 Digital Signal Processor (DaVinci DSP). The board provides the necessary hardware to not only evaluate the advanced features of the Spartan-3A DSP and DaVinci DSP devices but also to implement complete user applications using peripherals on the Spartan-3A DSP DaVinci Development Kit and/or EXP modules connected to EXP expansion connectors on the Spartan-3A DSP DaVinci Development Kit.

Xilinx 3SD1800A-FG676 FPGA主要特性:

• Clocks

⎯ 125 MHz LVTTL SMT Oscillator

⎯ LVTTL Oscillator Socket

⎯ Programmable LVDS clock

• Memory

⎯ 128 M x 32-bit DDR2 SDRAM

⎯ 32 Mx8 Parallel / BPI Configuration Flash

⎯ 64 Mb SPI Configuration / Storage Flash (with 4 extra SPI selects)

• Interfaces

⎯ 10/100/1000 PHY

⎯ JTAG Programming/Configuration Port

⎯ RS232 Port

• Buttons and switches

⎯ 4 User LEDs

⎯ 8-position User DIP Switch

⎯ 4 User Push Button Switches

⎯ Reset Push Button Switch

• User I/O and expansion

⎯ EXP Expansion Connector (2)

• Configuration and Debug

⎯ JTAG

⎯ Eridon debug connector (SATA)

TI TMS320DM6437 “DaVinci” DSP主要特性:

• Clocks

⎯ 27 MHz SMT Oscillator

• Memory

⎯ 128 M x 32-bit DDR2 SDRAM

⎯ 32 Mx8 Parallel / BPI Configuration Flash

⎯ 64 Mb SPI Configuration / Storage Flash (with 4 extra SPI selects)

• Interfaces

⎯ 10/100 PHY

⎯ Stereo Audio Codec

⎯ JTAG Programming/Configuration Port

⎯ RS232 Port

⎯ Video DAC for component and composite video

• Buttons and switches

⎯ 4 User LEDs

圖1.Spartan-3A DSP DaVinci開發(fā)板外形圖

圖2.Spartan-3A DSP DaVinci開發(fā)板方框圖

圖3.Spartan-3A DSP DaVinci開發(fā)板電路圖(1)

圖4.Spartan-3A DSP DaVinci開發(fā)板電路圖(2)

圖5.Spartan-3A DSP DaVinci開發(fā)板電路圖(3)

圖6.Spartan-3A DSP DaVinci開發(fā)板電路圖(4)

圖7.Spartan-3A DSP DaVinci開發(fā)板電路圖(5)

圖8.Spartan-3A DSP DaVinci開發(fā)板電路圖(6)

圖9.Spartan-3A DSP DaVinci開發(fā)板電路圖(7)

圖10.Spartan-3A DSP DaVinci開發(fā)板電路圖(8)

圖11.Spartan-3A DSP DaVinci開發(fā)板電路圖(9)

圖12.Spartan-3A DSP DaVinci開發(fā)板電路圖(10)

圖13.Spartan-3A DSP DaVinci開發(fā)板電路圖(11)

圖14.Spartan-3A DSP DaVinci開發(fā)板電路圖(12)

圖15.Spartan-3A DSP DaVinci開發(fā)板電路圖(13)

圖16.Spartan-3A DSP DaVinci開發(fā)板電路圖(14)

圖17.Spartan-3A DSP DaVinci開發(fā)板電路圖(15)

圖18.Spartan-3A DSP DaVinci開發(fā)板電路圖(16)

圖19.Spartan-3A DSP DaVinci開發(fā)板電路圖(17)

圖20.Spartan-3A DSP DaVinci開發(fā)板電路圖(18)

圖21.Spartan-3A DSP DaVinci開發(fā)板電路圖(19)

圖22.Spartan-3A DSP DaVinci開發(fā)板電路圖(20)

圖23.Spartan-3A DSP DaVinci開發(fā)板電路圖(21)

圖24.Spartan-3A DSP DaVinci開發(fā)板電路圖(22)

圖25.Spartan-3A DSP DaVinci開發(fā)板電路圖(23)

圖26.Spartan-3A DSP DaVinci開發(fā)板電路圖(24)

圖27.Spartan-3A DSP DaVinci開發(fā)板電路圖(25)

Xilinx® Spartan®-3A DSP FPGA DaVinci™開發(fā)板材料清單:







詳情請見:
https://www.em.avnet.com/Support%20And%20Downloads/xlx-spartan3a-dsp-davinci-dev-revc_041409.pdf

https://www.em.avnet.com/Support%20And%20Downloads/xlx-s3a_dsp_davinci_revC-sch_122108.pdf
本文地址:http://www.54549.cn/thread-85242-1-1.html     【打印本頁】

本站部分文章為轉(zhuǎn)載或網(wǎng)友發(fā)布,目的在于傳遞和分享信息,并不代表本網(wǎng)贊同其觀點(diǎn)和對其真實(shí)性負(fù)責(zé);文章版權(quán)歸原作者及原出處所有,如涉及作品內(nèi)容、版權(quán)和其它問題,我們將根據(jù)著作權(quán)人的要求,第一時(shí)間更正或刪除。
您需要登錄后才可以發(fā)表評論 登錄 | 立即注冊

相關(guān)視頻

關(guān)于我們  -  服務(wù)條款  -  使用指南  -  站點(diǎn)地圖  -  友情鏈接  -  聯(lián)系我們
電子工程網(wǎng) © 版權(quán)所有   京ICP備16069177號 | 京公網(wǎng)安備11010502021702
快速回復(fù) 返回頂部 返回列表