色偷偷偷久久伊人大杳蕉,色爽交视频免费观看,欧美扒开腿做爽爽爽a片,欧美孕交alscan巨交xxx,日日碰狠狠躁久久躁蜜桃

電子書:FPGA原型開發(fā)實例

發(fā)布時間:2010-3-21 14:42    發(fā)布者:嵌入式公社
關(guān)鍵詞: FPGA , 電子書 , 開發(fā) , 實例 , 原型
FPGA Prototyping by Verilog Examples

通過一系列實例來講解FPGA和HDL開發(fā)及設(shè)計過程。

HDL (hardware description language) and FPGA (field-programmable gate array) devices allow designers to quickly develop and simulate a sophisticated digital circuit, realize it on a prototyping device, and verify operation of the physical implementation. As these technologies mature, they have become mainstream practice. We can now use a PC and an inexpensive FPGA prototyping board to construct a complex and sophisticated digital system. This book uses a "learning by doing" approach and illustrates the FPGA and HDL development and design process by a series of examples. A wide range of examples is included, from a simple gate-level circuit to an embedded system with an 8-bit soft-core microcontroller and customized 110 peripherals. All examples can be synthesized and physically tested on a prototyping board.

eetop.cn_FPGA Prototyping by Verilog Examples.part1.rar

3.3 MB, 下載積分: 積分 -1

eetop.cn_FPGA Prototyping by Verilog Examples.part2.rar

3.3 MB, 下載積分: 積分 -1

eetop.cn_FPGA Prototyping by Verilog Examples.part3.rar

3.3 MB, 下載積分: 積分 -1

eetop.cn_FPGA Prototyping by Verilog Examples.part4.rar

3.3 MB, 下載積分: 積分 -1

eetop.cn_FPGA Prototyping by Verilog Examples.part5.rar

3.23 MB, 下載積分: 積分 -1

本文地址:http://www.54549.cn/thread-9686-1-1.html     【打印本頁】

本站部分文章為轉(zhuǎn)載或網(wǎng)友發(fā)布,目的在于傳遞和分享信息,并不代表本網(wǎng)贊同其觀點和對其真實性負(fù)責(zé);文章版權(quán)歸原作者及原出處所有,如涉及作品內(nèi)容、版權(quán)和其它問題,我們將根據(jù)著作權(quán)人的要求,第一時間更正或刪除。
expertss 發(fā)表于 2010-8-6 09:14:46
eetop.cn_FPGA Prototyping by Verilog Examples.part1.rar (3.3 MB)
expertss 發(fā)表于 2010-8-6 09:14:53
eetop.cn_FPGA Prototyping by Verilog Examples.part2.rar (3.3 MB)
expertss 發(fā)表于 2010-8-6 09:15:04
eetop.cn_FPGA Prototyping by Verilog Examples.part3.rar (3.3 MB)
expertss 發(fā)表于 2010-8-6 09:15:22
eetop.cn_FPGA Prototyping by Verilog Examples.part4.rar (3.3 MB)
expertss 發(fā)表于 2010-8-6 09:15:28
eetop.cn_FPGA Prototyping by Verilog Examples.part5.rar (3.3 MB)
lzy89c55 發(fā)表于 2011-2-14 10:42:39
要是一個包能下就好了
bekay 發(fā)表于 2011-3-18 17:06:05
好東西~謝謝分享~
yydydlove 發(fā)表于 2011-3-22 22:54:05
每次下都要積分,暈啦
yydydlove 發(fā)表于 2011-3-22 22:55:33
積分弄完了
dallas 發(fā)表于 2011-3-28 10:04:36
謝謝共享!
xiaojj2005 發(fā)表于 2011-10-24 15:51:38
電子書:FPGA原型開發(fā)實例
xiaojj2005 發(fā)表于 2011-10-24 15:54:08
電子書!!  頂 !!!!
xiaojj2005 發(fā)表于 2011-10-24 16:35:26
FPGA Prototyping by Verilog Examples
xiaojj2005 發(fā)表于 2011-10-24 16:37:21
eetop.cn_FPGA Prototyping by Verilog Examples.part2.rar
xiaojj2005 發(fā)表于 2011-10-24 16:38:15
eetop.cn_FPGA Prototyping by Verilog Examples.part5.rar
jimcmwang 發(fā)表于 2019-6-3 08:49:42

eetop.cn_FPGA Prototyping by Verilog Examples.part1.rar

3.3 MB, 下載次數(shù): 56, 下載積分: 積分 -1


eetop.cn_FPGA Prototyping by Verilog Examples.part2.rar

3.3 MB, 下載次數(shù): 60, 下載積分: 積分 -1


eetop.cn_FPGA Prototyping by Verilog Examples.part3.rar

3.3 MB, 下載次數(shù): 62, 下載積分: 積分 -1


eetop.cn_FPGA Prototyping by Verilog Examples.part4.rar

3.3 MB, 下載次數(shù): 63, 下載積分: 積分 -1


eetop.cn_FPGA Prototyping by Verilog Examples.part5.rar

3.23 MB, 下載次數(shù): 62, 下載積分: 積分 -1
您需要登錄后才可以發(fā)表評論 登錄 | 立即注冊

相關(guān)視頻

關(guān)于我們  -  服務(wù)條款  -  使用指南  -  站點地圖  -  友情鏈接  -  聯(lián)系我們
電子工程網(wǎng) © 版權(quán)所有   京ICP備16069177號 | 京公網(wǎng)安備11010502021702
快速回復(fù) 返回頂部 返回列表